Scalable Networks-on-Chip Interconnected Architecture for Astrocyte-Neuron Networks
نویسندگان
چکیده
منابع مشابه
Scalable network-on-chip architecture for configurable neural networks
Providing highly flexible connectivity is a major architectural challenge for hardware implementation of reconfigurable neural networks. We perform an analytical evaluation and comparison of different configurable interconnect architectures (mesh NoC, tree, shared bus and point-to-point) emulating variants of two neural network topologies (having full and random configurable connectivity). We d...
متن کاملOn-chip networks for manycore architecture
Over the past decade, increasing the number of cores on a single processor has successfully enabled continued improvements of computer performance. Further scaling these designs to tens and hundreds of cores, however, still presents a number of hard problems, such as scalability, power efficiency and effective programming models. A key component of manycore systems is the on-chip network, which...
متن کاملScalable Interactive Analysis of Retinal Astrocyte Networks
Retinal astrocytes are one of two types of glial cells found in the mammalian retina. In mice, these highly planar cells are located in the innermost retinal layer termed the nerve fiber layer and are robustly stained using anti-glial fibrillary acidic protein (GFAP). We sought to develop an in-depth visual analysis of the astrocyte distribution across the entire retina. Using laser scanning co...
متن کاملCost-aware Topology Customization of Mesh-based Networks-on-Chip
Nowadays, the growing demand for supporting multiple applications causes to use multiple IPs onto the chip. In fact, finding truly scalable communication architecture will be a critical concern. To this end, the Networks-on-Chip (NoC) paradigm has emerged as a promising solution to on-chip communication challenges within the silicon-based electronics. Many of today’s NoC architectures are based...
متن کاملHow to build scalable on-chip ILP networks for a decentralized architecture
The era of billion transistors-on-a-chip is creating a completely different set of design constraints, forcing radically new microprocessor architecture designs. This paper examines a few of the possible microarchitectures that are capable of obtaining scalable ILP performance. First, we observe that the network that interconnects the processing elements is the critical design point in the micr...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Circuits and Systems I: Regular Papers
سال: 2016
ISSN: 1549-8328,1558-0806
DOI: 10.1109/tcsi.2016.2615051